



LINKÖPING UNIVERSITY
L I N K Ö P I N G U N I V E R S I T E T

High bandwidth, Low Latency Global Interconnect

Christer Svensson and Peter Caputa
Linköping University

Christer Svensson, SPIE 2003

1

Outline

- Introduction
- Modeling transmission lines
- Wire performance
- Network-on-chip example
- Conclusion

Christer Svensson, SPIE 2003


2

Outline

- **Introduction**
- Modeling transmission lines
- Wire performance
- Network-on-chip example
- Conclusion

Introduction

Electrical interconnects are considered to be *the* major limitation to performance of scaled electronics.




Wire delay $\sim RC$

$$RC = \frac{\rho L}{t_m w} \frac{\epsilon w L}{t_i} = \rho \epsilon \frac{L^2}{t_m t_i}$$

Wire delay scales as (feature size)⁻²
Logic delay scales as (feature size)

Introduction

If properly dimensioned, wires behave as transmission lines.



Global wires **not** scaled, use upper level metals
Wire delays related to speed of light

Christer Svensson, SPIE 2003

5

Outline


- Introduction
- **Modeling transmission lines**
- Wire performance
- Network-on-chip example
- Conclusion

Christer Svensson, SPIE 2003

6

Modeling transmission lines

Lumped wire model:



z, y impedance and admittance per unit length

$$v = H v(0) \quad H = e^{\pm \sqrt{zy}x} \quad i = \frac{v}{Z_c} \quad Z_c = \sqrt{\frac{z}{y}}$$

Interpretation: One wave in each direction

In our case, with skin effect:


$$z = j\omega l + r = j\omega l + r_{DC} + r_s(1+j)\sqrt{\omega} \quad y = j\omega C$$

Christer Svensson, SPIE 2003

7

Step response

Step response of transfer function H




Attenuation <50% → transmission line behavior

Christer Svensson, SPIE 2003

8

Modeling transmission lines



(Solve circuit equations with two waves)

$$G(\omega) = \frac{2Z_L H}{Z_L \left((1+H^2) + \frac{Z_S}{Z_c} (1-H^2) \right) + Z_c \left((1-H^2) + \frac{Z_S}{Z_c} (1+H^2) \right)}$$

For $Z_S=Z_L=Z_c$: $G=H$ (Note that Z_c depends on ω)
 For $Z_S=Z_c, Z_L=\infty$: $2H$ ($\omega \rightarrow \infty, Z_c \rightarrow Z_0 = \sqrt{l/c}$)

Christer Svensson, SPIE 2003

9

Modeling transmission lines

Converting to time domain

$$H = e^{-\sqrt{(j\omega+r)}j\omega x}$$

Voltage transfer function
 Complex and frequency dependent r

$$s = \frac{1}{2} (1 + \text{erf}(a_1(t-t_1)))$$

(Step response in time domain)


$$v(t) = \text{ifft}(HS)$$

(Step in time domain)

Christer Svensson, SPIE 2003

10

Modeling transmission lines



Christer Svensson, SPIE 2003

11

Outline

- Introduction
- Modeling transmission lines
- **Wire performance**
- Network-on-chip example
- Conclusion

Christer Svensson, SPIE 2003

12

Wire performance

Latency (delay)

High loss case (RC-case), $r_{DC}L/Z_0 > 2\ln 2$. Elmore delay good approximation:


$$t_d = \left(R_s(C_s + C_w + C_L) + R_w \left(\frac{C_w}{2} + C_L \right) \right) \ln 2 \quad Z_s = R_s \quad Z_L = \frac{1}{sC_L}$$

Low loss case (LC-case), $r_{DC}L/Z_0 < 2\ln 2$:


$$t_d = \frac{L}{v_d} = \frac{L}{v_0/\sqrt{\epsilon_r}}$$

Wire performance

Capacity or maximum data rate



Single pulse




Eye diagram

Eye opening = $2S(T) - 1$, $S(t)$ step response, T symbol time

We need a minimum opening for safe data detection, say 64%

Wire performance




Christer Svensson, SPIE 2003

15

Wire performance

Pre-emphasis

Pre-emphasis is a standard method to increase the data-rate by “sharpening” the step response



The open-wire response shows “self-pre-emphasis” because of frequency-dependent Z_c

Pre-emphasis is further enhanced by “overdriving”, using $R_s < Z_0$

Christer Svensson, SPIE 2003

16


Wire performance

Crosstalk

Neighboring wires cause crosstalk, which further reduces the eye-opening

64% eyeopening without crosstalk, plus 18% crosstalk leaves 46% eyeopening

Crosstalk is a complex function of mutual inductance and capacitance (function of wire spacing), signal risetime, and driver and load impedances. We simulated it using HSPICE (and two neighboring wires).



Christer Svensson, SPIE 2003

17

Wire performance

Power consumption

For “short”, open wires (electrical length < half symbol time)
(1cm length at 10Gb/s):

$$P = \frac{1}{4} BC_w V_{dd}^2$$

B, datarate, V_{dd} , voltage swing, data assumed random


Christer Svensson, SPIE 2003

18

Outline

- Introduction
- Modeling transmission lines
- Wire performance
- **Network-on-chip example**
- Conclusion




Network-on-Chip example



Network-on-Chip example

Wire/driver example

Inverter in 0.18 μm CMOS
 $W_n=88\mu\text{m}$, $w_p=194\mu\text{m}$, $R_S=20\Omega$



Wire length 2cm

2 μm x 4 μm copper wire, low loss
12 μm spacing, X-talk < 18%

Christer Svensson, SPIE 2003

21

Network-on-Chip example

Estimated performance

- Simulated velocity: 10^8m/s ($c_0/3$)
- Simulated maximum data-rate 10Gb/s
- Each link is 16 bit wide, 2 links carry 320Gb/s (bidirectionally)
- Each 2 links need 544 μm width

8 by 8 Network:


- Bidirectional, bisection bandwidth: 2560Gb/s (also one edge I/O)
- Total bandwidth available to cores: 20480Gb/s
(if 10% load, still >2Tb/s bandwidth)

Christer Svensson, SPIE 2003

22

Network-on-Chip example

Estimation of space and power



Christer Svensson, SPIE 2003

23

Conclusions

By utilizing thick upper metal layers (2 μ m) as microstrip:

- We may reach velocities close to velocity-of-light
- We may reach global (2cm) bandwidths of 10Gb/s

A 8x8 2D Network-on-Chip concept may

- Serve 64 cores with up to 20Tb/s bandwidth
- Sustain 2Tb/s bisection bandwidth
- All at less than 1.4W power consumption

Christer Svensson, SPIE 2003

24